Abstract-The study of high density integrated optoelectronic circuits involves (a) the development of hybrid integration technologies and (b) the generation of models for the optoelectronic devices. To meet the first goal, a methodology for the heterogeneous integration of epitaxial GaAs wafers with fully processed standard bipolar complementary metaloxide-semiconductor (CMOS) Si wafers, based on spin-on glass (SOG) /SiO 2 bonding, is presented. Further investigation on heterogeneous integration is achieved by presenting a second methodology for the integration of a photonic layer above CMOS integrated circuits: a novel metallic bonding technique that utilizes the Au-20Sn eutectic alloy along with the rare earth element (Gd) is developed for the bonding of complete optoelectronic (OE) dies, consisting of optical sources, detectors and waveguides, to CMOS circuits. To meet the second goal, an efficient model scheme that combines the nonlinear behavior of the input parasitics with the intrinsic fundamental device rate equations of the Vertical Cavity Surface Emitting Lasers (VCSELs) is proposed. A systematic methodology for the model parameter extraction is presented. Simulation results are compared with the experimental measurements while extraction and simulation procedures are implemented in commercial integrated circuit design tools. Finally, using the proposed model, the traditional laser diode driving (LDD) circuits have been evaluated for their suitability to drive VCSELs.
INTRODUCTION
High-density optical interconnections require the integration of III-V OE devices along with Si integrated circuits (ICs). Currently, hybrid integration, based on flipchip bonding, is the most mature technology for the combination of III-V optoelectronics with Si ICs [1] [2] . The main drawback of the hybrid approach is the demanding fabrication sequence which results in increased manufacturing cost. A different approach for the integration of Si ICs with III-V OE devices is the fabrication of the OE devices in layers grown by heteroepitaxy on the Si wafer. However, the heteroepitaxial approach suffers from poor III-V material quality, process incompatibilities and cross contamination problems, between the CMOS and III-V technologies. In order to overcome these limitations, two processes having the wafer-scale characteristics of heteroepitaxial integration and at the same time being compatible with commercial bipolar CMOS (BiCMOS) technology have been developed. Our first approach is a low-temperature (LT) process, employing SiO 2 and SOG layers for the planarization and bonding of epitaxial GaAs wafers onto fully processed BiCMOS wafers. The second approach for hybrid integration that we propose is based on the use of a metallic alloy. This metallic bonding methodology is introduced for bonding OE dies above CMOS circuitry and it is based on the use of a proposed multilayer structure as bonding agent, consisting of Au-20Sn eutectic alloy over a thin film of Gd. Its main advantage is the accomplishment of mechanical bonding and electrical connectivity of the heterogeneous devices in a single step.
The study of photonic microsystems demands also the modeling of specific OE devices under a unified computer aided design (CAD) environment. In recent years the VCSELs have emerged and threaten to supplant the standard laser technology in a variety of applications, such as short haul high speed networks and Micro-Opto-ElectroMechanical Systems (MOEMS). Two-dimensional VCSEL arrays are key components for achieving the highest aggregate bandwidths in tomorrow's parallel optical transceivers. Fabrication of 2D VCSEL array with 4 x 8 elements [3] as well as successful integration of 2x10 arrays of VCSELs with gigabit-per-second CMOS circuits have been reported [4] . Thus, motivated by the fact that the ability to model VCSELs is critical to the design and analysis of OE microsystems, we propose a new model scheme, based on equivalent circuit optimization methodology, which will combine the non-linear behavior of the input parasitics with the intrinsic fundamental device rate equations. The complexity of the model requires a systematic methodology for the extraction of the parameters. The performed dc measurements at different temperatures as well as the ac sparameter measurements provide a combination of electrical and optical data sufficient to define all the related parameter values. The results are validated through comparisons with simulation and measured data taken from commercially available VCSEL devices. The complete extraction procedure which has been developed proved to be very fast while it preserves adequate accuracy.
II. HYBRID INTEGRATION -TECHNOLOGIES

A. Bonding with SOG/SiO 2
The basic process flow for the wafer-scale integration scheme starts with the fabrication of the ICs on a 4in. Si wafer using a commercially available BiCMOS technology and the OE device layers are grown on a 3in. GaAs wafer. The OE device layers are grown with the inverse sequence of the regular device structure, after the epitaxy of a thin AlAs etch-stop layer. Then, the fully processed Si wafer is covered by successive SiO 2 layers, deposited at LT using plasma enhanced chemical vapour deposition (PECVD), and the surface is planarized by chemical mechanical polishing (CMP). Next, the planarized and polished SiO 2 top layer is covered by SOG, to eliminate any remaining surface imperfection and to act as a bonding agent. Subsequently, a proper baking procedure is followed and the Si wafer is bonded at room temperature face to face with the epitaxial GaAs wafer. The bonding is further strengthened by an annealing step performed at 200°C. The backside of the entire GaAs substrate is then removed by an appropriate thinning process so that only the epitaxial III-V structure remains bonded onto the top surface of the BiCMOS wafer. After this stage of the process flow the temperature can rise up to 400°C because the constraint of the different thermal coefficients of expansion becomes more tolerant due to the preceding thinning of the GaAs wafer, which can now sustain larger deformations. The remaining III-V film is thereafter processed to form OE devices using conventional III-V processing technology. The final steps of the process are: (a) the opening of via holes through the III-V film and the insulating intermediate layers and (b) the fabrication of electrical interconnections between the Si ICs and the OE devices using either wire bonding or on-wafer metalizations.
In order to evaluate the critical steps of the process flow, fully processed BiCMOS 4in. Si wafers were bonded with 3in. epitaxial GaAs wafers. The processed Si wafers were fabricated with the commercially available 0.8mm BiCMOS technology of Austria Mikro Systems AG (AMS™). The epitaxial GaAs wafers consisted of various GaAs/AlGaAs heterostructures grown by molecular beam epitaxy (MBE). Surface morphology of the commercial fully processed BiCMOS wafers proved critical for SiO 2 /SOG based wafer bonding process. The observed surface unevenness was reduced to about 90nm by a planarization procedure: multiple low-temperature oxide layers, with 2mm total thickness, were deposited by PECVD and then polished using fumed silica as polishing media and next a SOG layer was deposited so as to achieve the bondability condition (microroughness under 1 nm). The average interface energy of the bonded surfaces was measured using the crack opening method and reached the value of 1.4 J/m 2 after annealing at 200°C. The backside thinning to an average thickness of 80mm of the bonded GaAs substrates was achieved by using a fast wet etching process thinning (using H 3 PO 4 :H 2 O 2 :H 2 O). Laser diodes (LDs) have been fabricated on films bonded onto fully processed BiCMOS wafers and compared to similar devices processed on GaAs substrates.
In order to demonstrate the feasibility of the entire process, a complete in-plane OE link was designed and fabricated. The link consists of a BiCMOS laser diode driver (LDD), an edge-emitting LD, a planar waveguide (WG), a photodiode (PD) and a BiCMOS transimpendance amplifier (TIA) [5] . The microphotograph of the integrated OE link is shown in Fig. 1 . The entire OE link was also successfully tested, unpackaged, for its functionality under low duty-cycle pulsed signal operation (0.4ms pulse width and 10KHz repetition rate). Discrete devices as well as Si ICs were characterized before and after the wafer bonding process and no apparent performance degradation was observed. 
B. Metallic Bonding
Environmental friendly processes restrict solders used in packaging to the Pb-free group. On the other hand, successful flip-chip assembly is favored by eutectic alloys. Since die attachment is realized by solder fusion, a low melting point is desirable for CMOS and OE devices thermal reliability. Various candidates, such as Sn-Ag [7] , In-Ag [8] or Au-Sn [9] alloys fulfill the former requirements. The reasons for selecting 80/20 weight percent (w.t.%) Au-Sn alloy among them are its physical and thermal properties. As a hard solder it remains in elastic deformation and the thermal expansion coefficient (TEC) mismatch becomes important only when bonding large chips. Moreover, its high thermal conductivity provides adequate power dissipation. It is compatible with III-V device metallization and its advantage over other hard solders is the comparatively low melting temperature (280 o C), as verified by the binary phase diagram of the Au-Sn alloy [10] . In order to control accurately the alloy composition and accomplish adequate intermixing during fusion, a multilayer structure of the alloy is adopted. In addition to that, rare-earth participation in the solder is exploited by the incorporation of Gd, since rareearth elements improve adhesion to passivating surfaces, such as SiO 2 . Consequently, an initial thin film of 50nm vacuum-evaporated Gd, which corresponds to 3.5w.t.% of the solder, can precede alternating Sn and Au layers. The Sn, Au layers, also deposited by evaporation in vacuum to reduce oxidation, ranged between 250nm and 750nm in total thickness. Au has been used as a cap layer to prevent alloy surface oxidation. Either full SOI-wafer to CMOS-wafer bonding or SOI-die to CMOS-wafer bonding can be followed.
Alloy patterning capability by standard lithography processes has been verified by fabricating pads of varying thickness and diameter on 4-inch Si wafers, both planar and structured. To confirm the degree of alloy spreading, samples containing pad arrays were flipped over SiO 2 substrate, while they were annealed at 330 o C and pressed by 2.5MPa. An alloy spreading less than 1μm has been observed. This fact enables dense CMOS/ optoelectronic device integration. Optimum bonding results were achieved for the following conditions: annealing temperature of 330 o C, forming gas (95%Ar-5%H 2 ) ambient, 40min. The annealing temperature of 330 o C is within the allowed post-processing thermal range for CMOS device functionality [11] . The surface oxide formation, which is a major obstacle for the bonding process, is broken up with pressure application during annealing. The samples used in bonding experiments (0.25cm 2 to 1.5cm 2 ) have been fabricated by direct deposition of the Gd-(Au20Sn) alloy on substrates such as Si, SiO 2 and BCB on Si and Al or Ti/Cu layers over Si and SiO 2 . Die shear strength tests for 1.5cm 2 samples with bonding area and overlap ratio larger than 2mm 2 and 1.1% respectively, showed that shear strength has exceeded 2.5kg, complying with MIL-STD-883G, Method 2019.7 [12] . Moreover, since the proposed methodology is oriented to wafer scale integration, bonding experiments of multiple dies over specific regions of an entire 4-inch wafer have also taken place. For the fine alignment of dies to wafer pads with 10μm accuracy, a combination of passive and active alignment methodology is developed, using convex and concave structures and metallic complementary features on both surfaces.
III. OE DEVICE MODELING
A. Modeling the VCSELs
The proposed circuit model for a packaged VCSEL is illustrated in Fig. 2 . L 0 , R 0 and C 0 , model the connection to the measurement equipment and inductance L p with capacitance C p and L 1 with C 1 represent the parasitics of the package-leads as well as the wire-bonds of the package. The intrinsic VCSEL is modeled by a series resistance R a in shunt with a non-linear capacitance C j and the combination of a non-linear temperature-dependent current-controlled voltagesource Einp with a series resistance R int and an ideal diode D vcsel . Intrinsic voltage drop Einp and the intrinsic capacitance of the VCSEL are modeled according to the semi-empirical equation and to the junction diode's equation presented in [14] . The internal device temperature T, the carrier density and the photon density, which is equivalent to the output optical power L, are dynamically calculated using the respective rate equations [15] . Moreover non-linear gain and transparency number and temperature dependent leakage current are included in the model.
Due to the large number of the model parameters (16 for the input circuit and 25 for the rate equations) a three-step Figure 2 . The proposed circuit model of the VCSEL parameter extraction methodology is proposed to estimate them by dividing them into distinct groups. The parameter estimation is achieved by using I-L-V dc characteristics measured at four ambient temperatures, S 11 and S 21 optical signal ac responses for various bias currents.
In the first step the dc dependent parameters of the input circuit (such as R in, R int and R a ) are estimated using as input to the optimization tool the dc current-light (I-L) characteristics and as targets the measured I-Vs. In the second step, using the previously calculated values, the optimization target is changed to S 11 vector measurements and the remaining parameters of the input circuit, which influence its ac behavior (such as
and parameters of the C j expression) are estimated. The extracted values after the second step of the procedure can be used to reproduce both the I-V characteristics and the sparameters and to inspect whether the measurements match to the simulation results. In the above procedures the rate equation that affects the results is only the thermal one, which is used to determine the internal device temperature. Thus, in the third step, the parameters of the carrier and photon rate equations as well as gain, transparency number and leakage current parameters are estimated using as optimization targets the dc I-L characteristics and the ac S 21 optical response. As it is shown in Figures 3 and 4 satisfactory agreement between measured values and simulation results for a commercially availlable VCSEL is achieved using the proposed model and extraction methodology. 
B. Driving the VCSELs
Traditionally, LDDs were designed to drive EdgeEmitting Lasers (EELs) and were based on differential pair topologies acting as current-pulse sources for the laser diodes. However, high-speed VCSELs present significantly larger series resistance in combination with relatively high shunt capacitance than EELs leading to distinct requirements and consequently different design approaches for the LDD, especially at the multi-Gb/s data rates. Comparisons of the small signal and the transient response of high-speed VCSELs using ideal as well as realistic current and voltage drivers are performed. The proposed non-linear VCSEL equivalent model is implemented and the associated parameters are extracted from dc and ac measurements of a commercially available packaged device. Simulations, using the extracted realistic VCSEL model, show that the employment of voltage drivers results in an improvement of 74% of the 3-dB cut-off frequency of the optical current signal [16] . Moreover, an 80% reduction of the rise and fall time and a 66% reduction of the signal delay are observed. The improvement of 35% of the optical power signal integrity is observed in the respective eye-diagrams (Fig.5) . The only drawback, which was indicated by studying the power consumption, is that voltage driver circuits require 25% more power, under the same conditions of operation. Hence, the advantage of the voltage-pulse mode of operation over the current pulse driver is clearly depicted. 
CONCLUSIONS
Two different approaches for hybrid integration of OE devices on Si wafers are proposed. The reported results on the methodology using SOG/SiO 2 have clearly demonstrated the feasibility of the monolithic-like process flow for the integration of GaAs OE devices on fully processed Si ICs. Also, a metallic bonding technique, permitting dense integration of photonic structures on CMOS wafers and able to achieve bonding of various passivating surfaces and standard interconnect metallizations has been presented. Both approaches are advantageous since they are appropriate for wafer-level integration of dies with small pads, without the use of intermediate substrates.
Considering OE devices, a compact and efficient model for the VCSEL that models by means of equivalent circuits the fundamental device rate equations, the thermal effects, the non-linear gain and transparency number functions and the input parasitics elements has been presented. The parameter extraction is based on standard dc and ac measurements and it is achieved by a three-step procedure, which divides model parameters into distinct groups. Using the realistic VCSEL model, simulations of driving with voltage-pulse and current-pulse mode circuits show that higher optical current swing and faster rise and fall times are achieved with the voltage-pulse mode of operation.
